Approximate 2-Degree-of-freedom digital control of an interleaved low voltage DC-DC buck converter

Conference proceedings article


Authors/Editors


Strategic Research Themes

No matching items found.


Publication Details

Author listOgiwara K., Higuchi K., Sato T., Premrudeepreechacharn S., Jirasereeamornkul K.

PublisherHindawi

Publication year2017

ISBN9781509046669

ISSN0146-9428

eISSN1745-4557

URLhttps://www.scopus.com/inward/record.uri?eid=2-s2.0-85039931694&doi=10.1109%2fIEECON.2017.8075722&partnerID=40&md5=2825b6ef4bca7d2bfa94f006e667305a

LanguagesEnglish-Great Britain (EN-GB)


View on publisher site


Abstract

In late years, depending on a demand of loads such as FPGA etc., it has been demanded that the output voltage of the DC-DC buck converter is made to decrease and the output current is made to increase. Therefore, it becomes difficult to suppress the dynamic load regulation small. In this paper, it is shown that dynamic load regulation of an interleaved low voltage (1.0[V]) DC-DC buck converter can be suppressed small (5 % of the output voltage, the slew rate 0.6 A/s by an Approximate 2- Degree-of-Freedom (A2DOF) digital control. The controller is implemented by a MD6602 micro controller and it is shown from experiments that the dynamic load regulation is suppressed small enough. ฉ 2017 IEEE.


Keywords

MD micro controllerNterleaved low voltage DC-DC buck converter


Last updated on 2023-03-10 at 07:36