PLDs implementation of islanding detection for grid connected inverter
Conference proceedings article
Authors/Editors
Strategic Research Themes
No matching items found.
Publication Details
Author list: Tunlasakun K., Kirtikara K., Thepa S., Monyakul V.
Publisher: Hindawi
Publication year: 2008
Start page: 1499
End page: 1502
Number of pages: 4
ISBN: 9788995003893
ISSN: 0146-9428
eISSN: 1745-4557
Languages: English-Great Britain (EN-GB)
Abstract
This paper presents the programmable logic devices implementation of islanding detection for grid connected inverter with under/over voltage and under/over frequency islanding detection algorithms. The design are based on the field programmable gate array (FPGA) and the complex programmable logic device (CPLD). The logic circuits inside PLDs chip are design, implementation, testing and debugging by software development without hardware modification. The prototypes of PLDs for islanding detection are monitor the grid voltage and grid frequency at the point of common coupling (PCC) between the grid connected inverter, the local load and the distribution transformer and processed the value of voltage and frequency for turned on - off relay between grid connected inverter and utility grid. The results of study, the prototypes can turn off relay when the voltage is change under 200V or over 240V and frequency is change under 48Hz or over 52Hz. The FPGA-based is operated faster and high capacity than CPLD-based but the cost of design is higher.
Keywords
CPLD, PLD
Contact Information