Implementation of zero-ripple line current induction cooker using class-d current-source resonant inverter with parallel-load network parameters under large-signal excitation

Journal article

Authors/Editors

Strategic Research Themes

No matching items found.

Publication Details

Author list: Ekkaravarodome C., Thounthong P., Jirasereeamornkul K.

Publisher: Korean Institute of Electrical Engineers

Publication year: 2018

Volume number: 13

Issue number: 3

Start page: 1251

End page: 1264

Number of pages: 14

ISSN: 1975-0102

eISSN: 1975-0102

URL: https://www.scopus.com/inward/record.uri?eid=2-s2.0-85045443774&doi=10.5370%2fJEET.2018.13.3.1251&partnerID=40&md5=652ac9b64a26802e493fc0f53a77a94f

Languages: English-Great Britain (EN-GB)

View in Web of Science | View on publisher site | View citing articles in Web of Science

Abstract

The systematic and effective design method of a Class-D current-source resonant inverter for use in an induction cooker with zero-ripple line current is presented. The design procedure is based on the principle of the Class-D current-source resonant inverter with a simplified load network model that is a parallel equivalent circuit. An induction load characterization is obtained from a large-signal excitation test-bench based on parallel load network, which is the key to an accurate design for the induction cooker system. Accordingly, the proposed scheme provides a systematic, precise, and feasible solution than the existing design method based on series-parallel load network under low-signal excitation. Moreover, a zero-ripple condition of utility-line input current is naturally preserved without any extra circuit or control. Meanwhile, a differential-mode input electromagnetic interference (EMI) filter can be eliminated, high power quality in utility-line can be obtained, and a standard-recovery diode of bridge-rectifier can be employed. The step-by-step design procedure explained with design example. The devices stress and power loss analysis of induction cooker with a parallel load network under large-signal excitation are described. A 2,500-W laboratory prototype was developed for 220-Vrms/50-Hz utility-line to verify the theoretical analysis. An efficiency of the prototype is 96% at full load. ฉ The Korean Institute of Electrical Engineers.

Keywords

Class-D current-source resonant inverter, Zero-ripple line current